Regviz

Espressif Systems /ESP32-P4 /LP_SYS /LP_CORE_AHB_TIMEOUT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LP_CORE_AHB_TIMEOUT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/LP_SYS/LP_CORE_AHB_TIMEOUT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN)EN 0THRES0 (LP2HP_AHB_TIMEOUT_EN)LP2HP_AHB_TIMEOUT_EN 0LP2HP_AHB_TIMEOUT_THRES

Description

need_des

Fields

EN

set this field to 1 to enable lp core ahb timeout handle
THRES

This field used to set lp core ahb bus timeout threshold
LP2HP_AHB_TIMEOUT_EN

set this field to 1 to enable lp2hp ahb timeout handle
LP2HP_AHB_TIMEOUT_THRES

This field used to set lp2hp ahb bus timeout threshold

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data